Abstract-This paper describes a three-axis accelerometer implemented in a surface-micromachining technology with integrated CMOS. The accelerometer measures changes in a capacitive half-bridge to detect deflections of a proof mass, which result from acceleration input. The half-bridge is connected to a fully differential position-sense interface, the output of which is used for one-bit force feedback. By enclosing the proof mass in a one-bit feedback loop, simultaneous force balancing and analog-to-digital conversion are achieved. On-chip digital offset-trim electronics enable compensation of random offset in the electronic interface. Analytical performance calculations are shown to accurately model device behavior. The fabricated singlechip accelerometer measures 4 2 4 mm 2 , draws 27 mA from a 5-V supply, and has a dynamic range of 84, 81, and 70 dB along the x-, y-, and z-axes, respectively.
D
ISPLACEMENT accelerometers measure the displacement of a suspended proof mass in response to an input acceleration. Capacitive position sensing is used for the device described in this work. Reference [1] compares other techniques to measure displacement. These methods include electron tunneling, piezoresistive sensing, piezoelectric sensing, and capacitive sensing. Capacitive position sensing has a low intrinsic temperature coefficient, can be highly sensitive, and is easily integrated with CMOS for monolithic sensor-based systems [2] , [3] . Capacitive interfaces, however, are particularly sensitive to parasitic capacitance at the input to the electronic interface. For this reason, piezoresistive or other transduction mechanisms are often preferable in twochip solutions, where interconnect capacitance can reduce sensitivity by several orders of magnitude.
In a typical capacitive accelerometer, the proof mass is suspended above a substrate by compliant springs. Two nominally equal-sized sense capacitors are formed between the electrically conductive proof mass and stationary electrodes, as shown in Fig. 1 . When the substrate undergoes acceleration, the proof mass displaces from the nominal position, causing an imbalance in the capacitive half-bridge. This imbalance can be measured using either voltage buffering [2] , [4] , [5] or charge integration [6] - [8] in response to a voltage pulse applied to the sense capacitors. Charge integration is used here since it lends itself well to differential switched-capacitor techniques, which have a proven track record in high dynamic range analog circuits. Force balancing of the proof mass is attained by enclosing the proof mass in a negative feedback loop. The feedback loop measures deviations of the proof mass from its nominal position and applies a force to keep the proof mass centered. The accelerometer output is taken as the force needed to null, or zero, the position. By maintaining small deflections, nonlinearities in the capacitive pickoff and mechanical springs are minimized. Because the output is dependent only on the feedback force, the device is first-order insensitive to variations in the mechanical spring constant. In addition, a high-bandwidth feedback loop can extend the sensor bandwidth beyond the natural frequency of the proof mass. Note, however, that force feedback is not practical or desirable for all applications. For example, high-accelerometers, used for shock and impact measurement, have input accelerations in the thousands of 's (1 m/s Because it is not possible to electrostatically attain the forces needed to balance these accelerations, a feedback loop would saturate. Other examples where force balancing is not desirable include low-cost and low-power applications. In these applications, the added complexity, die size, and power consumption are often prohibitive.
While there are many ways of implementing a forcefeedback loop, sigma-delta ( ) modulation is particularly attractive because it is simple, provides a digital output, has a large bandwidth, and can be easily implemented in high- density CMOS technologies. As described in this paper, the one-bit feedback uses switches and a single voltage reference to apply electrostatic forces, thereby solving the problem of nonlinear electrostatic forces. In this topology, shown in Fig. 2 , the proof mass acts as a second-order filter, shaping quantization noise at frequencies above the mechanical resonant frequency [7] , [9] . Inclusion of a lead filter compensates the second-order loop, thereby preventing instability. In light of the above discussion, this paper explores the electrical design of a three-axis precision accelerometer. A differential position-sense interface for a sense element with capacitive half-bridge output is described in Section II. Section III discusses cancellation of errors introduced by this electrical interface, which would otherwise appear in the output as an unwanted acceleration signal. Sections IV and V analyze factors limiting performance, thereby permitting optimal sensor design. Sections VI and VII discuss design of a compensator and force feedback. Since device mismatch causes undesirable offsets in the sensor output, a method for digitally trimming offset postpackaging is presented in Section VIII. Experimental results from a three-axis prototype accelerometer are presented in Section IX.
II. DIFFERENTIAL POSITION-SENSE INTERFACE
Previous capacitive interfaces for accelerometers and vibratory rate gyroscopes have used a single-ended sense-element output to interface with the sense electronics [4] , [7] - [13] . In many of these applications, a pair of sense capacitors is configured in a capacitive half-bridge, similar to that shown in Fig. 1 . Capacitance is measured by driving the ends of the capacitive bridge and taking the output as the center node, shown in Fig. 3(a) . As described in [14] , high output stability requires precise generation of the two ac drive signals over temperature and power-supply fluctuations. In fact, according to [14] , it is estimated that the bias stability of these voltages should be on the order of 10 V for inertial grade accelerometers and gyroscopes. Reference [14] proposes a switched-capacitor (SC) topology that uses feedback to generate these precision signals.
An alternative sensing method, presented here, uses a differential sense interface [15] . Differential sensor output can be achieved with the same sense element by reversing the roles of the center and the end terminals, as shown in Fig. 3(b) . In this case, voltage pulses are applied to the center of the capacitive half-bridge, while the stationary electrodes are connected to the differential position-sense interface. Variations in the magnitude of this pulse only alter the magnitude of the signal at the quantizer input, and hence do not affect the accelerometer output.
The differential sense interface has several other important advantages, including improved power-supply rejection ratio and first-order rejection of common-mode errors, such as switch charge injection and substrate noise. The differential interface also allows ground-plane shielding, needed to prevent electrostatic pulldown of the proof mass, to be connected directly to the proof mass. A final important advantage of driving the proof mass as shown in Fig. 3(b) is that multiple sets of sense capacitors in different axes can be simultaneously force balanced. Multiaxis force balancing is achieved using one sense interface for each axis and synchronizing the proof-mass pulses with all three feedback loops. Applications of multiaxis force balancing include both multiaxis accelerometers and rate gyroscopes [16] . Fig. 4 shows a diagram of the sense element connected to a differential charge integrator for position measurement. Capacitors are parasitic capacitors that include both the structural wiring capacitance and the input capacitance of the charge integrator. For reference, fF fF and pF in the -axis sensor. Position is sensed by applying a voltage pulse to the center node of the capacitive half-bridge. The voltage pulse, typically on the order of several volts, is made as large as possible to obtain a high signalto-noise ratio (SNR) at the integrator output. A capacitive imbalance in the half-bridge causes different amounts of charge to flow from the integrating capacitors onto the sense capacitors. The charge difference , which flows onto and in response to the voltage step is given by (1) where is the difference in input common-mode voltage in response to the voltage step. Note that the quantity represents the change in voltage across the sense capacitors due to application of the sense pulse. Since the charge in (1) must flow from the integrating capacitors, and the voltage difference at the op-amp input is driven to zero, the differential output voltage is given by (2) Mismatch in the parasitic capacitors and the integrating capacitors causes additional charge to flow onto the integrating capacitors in response to the input common-mode shift. The result is a mismatch-dependent offset appearing in the output (3) Because the offset error can be large, the dynamic range of the sensor can be compromised.
In addition to causing an offset, the input common-mode voltage shift places severe requirements on the op-amp. The op-amp must be designed to handle large input common-mode swings, which results in increased thermal noise. It also must have an excellent common-mode rejection ratio to prevent large output errors from the input common-mode shift. In addition, sense-pulse voltages must be kept small to maintain the op-amp within its input common-mode range.
All of the above problems can be cancelled to first order with an input common-mode feedback (ICMFB) circuit, as shown in Fig. 5 [17] . The ICMFB circuit measures the input common mode of the op-amp and applies voltage feedback through two feedback capacitors
The capacitors are chosen to be 200 fF, slightly larger than , to enable a large Negative feedback drives the voltage toward the value necessary to keep the input common mode constant. This operation may be thought of as driving both sides of the full bridge, formed by and with voltage pulses chosen for zero input common-mode shift. The integrator output with ICMFB is now given by (4) Note that ICMFB, in conjunction with differential feedback from , keeps both terminals of the op-amp input at a virtual ground, removing the effects of mismatch between or Attenuation of the desired output signal, represented by the gain error in (3), is avoided since the full sense-pulse voltage appears across the sense capacitors. Mismatch between does show up, however, as an offset at the integrator output. Mismatch between these feedback capacitors may be digitally trimmed out using a binary-weighted capacitor array, as will be discussed in Section VIII.
III. ERROR CANCELLATION
To implement the differential position-sense interface in a force-feedback loop, several issues need to be addressed.
1) The input nodes of the op-amp, shown in Fig. 5 , have no dc path to ground. Small amounts of charge leakage onto or off these nodes cause the input common-mode voltage to move beyond the operating range of the main and ICMFB op-amps. 2) Op-amp flicker noise and dc offset couple directly into the integrator, causing a large error signal in the positionsense output. 3) To maximize dynamic range, all air-gap capacitors are time multiplexed for both sensing and force feedback. Since feedback must be applied to the proof mass with the same capacitors used for sensing, they must be disconnected from the charge integrator during feedback to prevent overdriving the main op-amp. The first problem can be solved by placing a large resistor in parallel with This resistor typically must be at least several megaohms to prevent performance degradation of the integrator. Continuous-time topologies have used diode leakage [5] , metal-film resistors [4] , and MOSFET's operating in the subthreshold region [10] to realize this resistor. These high-impedance paths to ground can increase noise and result in poor control of the dc value at this node. Switched-capacitor topologies use switches to provide a low-impedance path to ground during a zero phase, while releasing the input node from ground during sense-capacitor measurement [6] , [7] . Note that thermal noise is sampled onto the input node of the op-amp when these switches are opened. This sampling noise, as well as the op-amp flicker noise and dc offset described above, can be measured and subtracted using correlated double sampling, described below [18] , [19] . The third problem may be solved by placing switches between the capacitive halfbridge and the op-amp input. By applying feedback voltages on the sense-element side of the switch, the op-amp is effectively isolated from large input swings.
A schematic diagram of the differential position-sense interface is shown in Fig. 6 . Operation of the loop occurs in five phases: feedback, zero, sense a, sense b, and compare. Fig. 6 also shows a system-timing diagram of these phases with respect to each other. During the feedback phase, the op-amp input is disconnected from the sense element by opening switches and to prevent overdriving the main op-amp. One-bit electrostatic force feedback is then applied by grounding the proof mass and applying a reference voltage to the stationary terminal of either or while holding the other capacitor at ground. During feedback, the input terminals of the main op-amp are connected to ground while the output terminals of the main op-amp are shorted together. This operation zeroes the integrating capacitors and prevents the main op-amp from railing due to input-referred offset voltage. By grounding the output terminal of the ICMFB amplifier, railing of the input common-mode feedback node due to mismatch in the ICMFB amplifier is also prevented.
During the first half of the zero phase , the sense capacitors are grounded to remove charge from the feedback phase. Since electrostatic feedback forces are applied for as long as charge remains on the sense capacitors, the path to ground must be both low impedance and constant from cycle to cycle. During the second half of the zero phase, the sense capacitors are connected to the op-amp. Since the switches at the input and output of the main op-amp remain closed, the voltages at the input terminals settle to ground. This sets the dc voltage at these nodes. At the end of the zero phase, the input of the main op-amp and the ICMFB output are disconnected from ground, the main op-amp output is unclamped, and the proof mass is disconnected from ground. Unclamping the ICMFB amplifier output closes the feedback loop, activating input common-mode feedback. When the input terminals are disconnected from ground, an error voltage, consisting of charge injection mismatch and noise, is sampled by switches and The sampling error, op-amp flicker noise, and op-amp offset may be lumped together and referred to the op-amp input as a single random error source . Cancellation of these errors occurs over the next two clock phases, sense a and sense b.
In the first sense phase, sense a, a positive voltage pulse of magnitude is applied to the proof mass. At this point, the integrator output includes both the desired position signal and an undesired component due to sampled during the end of the zero phase. The undesired component is equal to the error voltage multiplied by a gain dependent on the values of and parasitic capacitances. The integrator output is amplified by a preamplifier and stored on capacitors During the second sense phase, sense b, the capacitors are disconnected from ground, and a negative voltage of magnitude is applied to the proof mass. By taking the output as the top plate voltage of only the difference in preamp output between the sense a and sense b phases is measured. Since charge injection mismatch and dc offset errors remain constant over and , they are canceled, while the position signal is doubled [18] , [19] . Because op-amp flicker noise varies slowly, it is not entirely canceled but rather attenuated by This differentiation lowers the flicker noise below op-amp thermal noise at low frequencies. Since the sampling capacitors follow the preamp, the preamp offset and flicker noise are also sampled and cancelled. For 1-2-m technologies, the flickernoise corner is relatively low, enabling effective cancella- tion of this error source at the nominal sampling frequency set by quantization noise. However, submicrometer CMOS technologies typically have significantly higher flicker-noise corner frequencies. In these technologies, the sample rate must be increased dramatically to maintain effective -noise cancellation. This speed requirement suggests that the power savings achieved by moving to a submicrometer technology may not be as large as would otherwise be expected.
Because the combination of the sense element and the integrator has a gain of only 15 V/mG, three stages of preamps are used to boost the signal before it reaches the compensator and latch. Charge-injection mismatch and noise from sampling the first preamp output may be canceled through delayed sampling of the second and third preamps. In this topology, the bottom plate of is connected to the preamp output to minimize attenuation by the capacitive divider formed between and the bottom plate parasitic of this capacitor. The holding capacitor is made large enough to minimize attenuation from the input capacitance of the subsequent stage, while not significantly slowing settling.
The compensator, described in Section VI, samples the output of the third preamp after settling has occurred at the end of the sense b phase. The cycle is completed when the compensator output is quantized during the compare phase.
IV. POSITION-SENSE INTERFACE CIRCUIT TOPOLOGIES
Since the output swing requirements of the charge integrator are very small, on the order of several millivolts, a telescopic op-amp configuration may be used, as shown in Fig. 7 . A telescopic topology is desirable because it is fast, simple, and has fewer noise-contributing transistors than other op-amp topologies, such as the folded cascode.
Wiring resistance between the sense capacitors and the charge integrator can be relatively high in surface micromachined technologies, resulting in slow settling of the positionsense interface and increased output noise. Wiring resistance includes interconnect resistance, comb-finger anchor resistance, and, in this topology, the on-resistance of switches (Fig. 6 ). Lumping these resistances together into one equivalent resistance , the 3-dB point of the resistance-capacitance network formed by the sense-element ca-pacitance and the wiring resistance is given by (5) where is the parasitic capacitance on the structural side of the interconnect resistance. For the -axis accelerometer, pF, and performance starts to degrade when rises above 1.7 K To prevent unnecessarily high output noise and slow settling, the total wiring resistance should be kept lower than this value. Keeping total interconnect resistance small can be challenging in technologies utilizing polysilicon as an interconnect material since the poly resistance can be higher than 20 The input common-mode feedback amplifier uses a singleended op-amp with an active load to drive the capacitors , shown in Fig. 5 . The main op-amp input common-mode voltage is sensed by two MOSFET's in parallel, M and M (Fig. 7) . Since there are three transistor inputs to the differential pair, the sources of M M are not at a virtual ground. This can lead to input common-mode feedback errors when the voltages at M and M are not equal. During the sense phases, when ICMFB is activated, differential feedback to the main op-amp input terminals drive the voltage between the gates of M and M to zero, eliminating this error.
V. NOISE ANALYSIS
Noise enters the accelerometer output from many sources, including the mechanical sense element, the electrical interface, and the sigma-delta feedback loop. Since the sense element typically has a mass on the order of one microgram, viscous damping of the proof mass by air molecules is a significant source of energy dissipation, creating Brownian noise. Electrical noise is generated by the position-sense interface, the sense-element wiring, and the gain stages. Quantization noise is produced during the analog-to-digital conversion process.
Because of the large oversampling rate, quantization noise from the loop is approximately an order of magnitude lower than the total output noise. Thus, the sensor output noise is dominated by mechanical, or Brownian, noise and electrical noise from the position-sense interface. This section analyzes these dominant noise sources, enabling accurate predictions of accelerometer performance and optimized design of low-noise sensors.
A. Brownian Noise
Brownian noise enters the system at the proof mass as a white-noise force generator of variance [20] Hz (6) where is Boltzman's constant (1.38 10 J/K), is absolute temperature, and is the viscous damping coefficient. Mechanical damping arises from both gas-damping and structural losses; however, structural losses are as much as five orders of magnitude lower than viscous effects at atmospheric pressure and thus may be ignored. The noisy force generator corresponds to an equivalent input acceleration Hz
As an example, for typical parameters of gm and /(m/s), the equivalent noise force equals 2.88 10
Hz corresponding to an effective input acceleration of 145 G/ Equation (7) shows that both reducing air damping and increasing the sense-element mass have the desired effect of lowering the mechanical noise floor. Due to size limitations, mass is limited to only a fraction of a microgram for typical surface-micromachined sensors. As described in [21] , gas damping is strongly dependent on pressure within the cavity; therefore, Brownian noise may be decreased by vacuum packaging. Since gas damping over medium to high vacuum is proportional to pressure, decreasing rms Brownian noise by one order of magnitude necessitates lowering cavity pressure by slightly more than two orders of magnitude: from atmospheric pressure (760 torr) to a vacuum of several torr.
B. Electrical Noise Sources
To quantify the effects of electrical noise on the sensor output, it is useful to refer all noise sources to the input and to use a noiseless sensor model. We do this by first referring all electrical noise generators to the output of the charge integrator. Electrical noise may then be converted to an equivalent acceleration by dividing by the transfer function between acceleration input and charge integrator output. For frequencies below the mechanical resonant frequency this gain is given by (8)
C. Op-Amp Noise
For clarity in the following analysis, a single-ended representation of the differential topology is shown in Fig. 8 . Use of correlated double sampling, described in Section III, effectively eliminates the effects of flicker noise, and thus flicker noise will be ignored in this analysis. Op-amp white noise may be referred to an equivalent input noise generator, as shown in Fig. 8 . The voltage fluctuations at the op-amp input cause charge to flow onto the integrating capacitor from both the sense and the parasitic capacitors, causing the op-amp noise to be amplified by a factor of (9) Equation (9) shows that when the parasitic capacitance becomes larger than , the output noise increases rapidly; thus, parasitic input capacitance should be made smaller than the sum of sense and ICMFB capacitance. This result may be used to make appropriate packaging and assembly choices for a given micromachining technology. For example, the small sense capacitance inherent in surface-micromachined technologies suggests that two-chip solutions will achieve poor performance when compared with technologies in which CMOS is integrated with the mechanical sense element. On the other hand, the large sense capacitance realized with bulkmicromachined structures makes two-chip solutions attractive, since interconnect parasitics are small compared to the sense capacitance.
Since the noise in (9) is wideband and the output is sampled, the output noise is aliased into the in-band frequency range. Furthermore, because the output is sampled twice, once at the end of the sense a phase and once at the end of the sense b phase, the noise power contributed by this source is doubled. The total effective in-band noise power can be written as (10) where and is the unitygain bandwidth of the amplifier. If it is assumed that op-amp noise is dominated by the input transistors (10) may be rewritten as Hz (11) where includes both the op-amp output capacitance and the output loading.
This result may be interpreted as follows. Settling requirements dictate a required minimum gain-bandwidth product While increasing only decreases op-amp noise power density, bandwidth simultaneously increases, and thus total sampled noise is unchanged. By raising both and in equal proportions, the noise power density is lowered while bandwidth is kept constant. The result is reduced aliasing of high-frequency noise, and hence a lowered noise floor.
D. Preamp Noise
Noise from the first stage of the preamp is sampled twice and aliased into the sampling bandwidth, yielding a noise floor of (12) Later stages of preamps contribute negligible thermal noise to the sensor output since noise, when referred to the integrator output, is divided by the gain of both the first preamp and the integrator. 
VI. COMPENSATOR DESIGN
Because the feedback loop includes a mechanical secondorder system, compensation is necessary for stable operation. It was shown in [22] and [23] that a two-tap finite impulse response (FIR) filter of the form stabilizes this system, where is a constant near two. A simple differential compensator circuit realizing this transfer function is shown in Fig. 9 . The compensator uses charge redistribution among three capacitors to obtain the delay and coefficients comprising the two-tap filter. Capacitor realizes the first tap of the FIR. Capacitors and alternate storing the value of the delayed position, realizing both the coefficient and the delay operator of the second tap. Operation of this compensator occurs in two phases. During the end of the position-sense phase, capacitors and sample the output of the final preamp. During the beginning of the compare phase, and are disconnected from the position-sense circuitry. Capacitor is set aside for the next period, thereby implementing the delay operator. Capacitor which has stored the output of the position sense circuitry from the previous period, is inverted and connected with
The charge stored on each capacitor is given by (13) (14) When is inverted and connected to the differential output voltage across the combined capacitors is given by Note the direct correspondence between the capacitor ratio and the location of the compensator zero. Since a quantizer immediately follows the compensator, the value of the static coefficient is irrelevant. Unfortunately, the simplified circuit of Fig. 9 has two problems. First, the common-mode output voltage is undefined since the output is taken as the difference in plate voltages. Second, the parasitic capacitor formed by the bottom plate and the substrate creates asymmetry between the two terminals. A schematic of a compensator that solves these problems is shown in Fig. 10 . By using two capacitors to store the differential voltage, both differential-and common-mode voltages are sampled. By connecting the bottom plates to ground, the asymmetry due to parasitic capacitance is eliminated.
The output from the compensator is fed to a regenerative comparator to achieve quantization. Because the compensator follows several gain stages, requirements on comparator offset are relaxed, thereby enabling the use of a very fast and simple CMOS comparator such as that described in [24] . A switch between the input terminals of the comparator is closed during the zero phase to clear charge stored on the input capacitance from the previous period.
VII. ONE-BIT FEEDBACK
By including the compensator in the forward path, before the comparator, single-bit force feedback may be used. When a voltage is applied across a parallel plate capacitor an attractive electrostatic force results, given by
One-bit forcing may be achieved by applying a feedback voltage across one sense capacitor while applying zero potential difference across the second sense capacitor during the feedback phase, shown in Fig. 11 . The full-scale feedback acceleration in G's may be shown to be (18) where is defined as the fraction of the period that feedback is applied. For example, with a proof mass of 0.25 gm, fF/ m, and V, the full-scale feedback acceleration is 64 G. Unlike open-loop accelerometers, this value is independent of proof-mass resonant frequency. Because the full-scale range and scale factor are directly proportional to both the magnitude and the length of the feedback pulse, these parameters must be very well controlled. This translates to stringent requirements on repeatability of sense-element settling to the feedback voltage, bias stability of the feedback voltage, and clock jitter.
VIII. DIGITAL OFFSET TRIMMING
Offsets from many sources can appear in the sensor output if not canceled, reducing dynamic range and causing the dc output level to vary from die to die. Variations of this offset with time or over temperature cause output drift. System topologies described in this paper measure and subtract some of these offsets. Other offsets, such as mismatch between and cannot be canceled in this manner. Because these offsets are indistinguishable from applied accelerations, they must calibrated at the factory. Note that periodic recalibration-during powerup, for example-is infeasible due to the presence of a static gravitational field with magnitude dependent on sensor orientation. Thus, a method for easily trimming parts to within specifications is necessary.
Common-centroid layout of the air-gap sense capacitors, as described in [15] , can decrease mismatch due to processing gradients. Since the sense element has a lateral dimension of order 1000 m, edge roughness will also be averaged out, yielding a very small amount of mismatch [26] . The capacitors on the other hand, typically will not be as well matched since the dimensions of these capacitors are several orders of magnitude smaller than the sense capacitors and are more sensitive to variations in vertical film thickness and oxide permittivity.
Using (4), these capacitor mismatches may be translated into an equivalent acceleration offset (19) For fF, fF, m, kHz, 0.2% mismatch of , and 0.02% mismatch of , we find an expected output offset of 0.3 G. This estimate is in line with measured -axis offsets from fabricated parts on the order of 1 G.
Since these offsets are caused by capacitive mismatch, they may be canceled in the position-sense interface through addition of a small capacitor in parallel with the sense capacitors. Two binary-weighted capacitor arrays, one in parallel with each sense capacitor, may be used to trim the output of the device to within one least significant bit, for both positive and negative values of According to the above analysis, the total capacitance needed to cancel offset is on the order of 0.5 fF. It is impractical to build oxide capacitors of this size; however, capacitors may be formed indirectly through the use of a capacitive divider [25] . A 4-bit binary-weighted array using this topology is shown in Fig. 12 . The binaryweighted array can be trimmed either at the wafer level or after packaging by serially loading coefficients into a register and storing these values in a nonvolatile memory.
Two stages of attenuation allow reasonable-sized capacitors to be used in the binary-weighted array. The effective value of capacitance from this network is (20) In this equation, and are chosen to be much greater than and to realize a very small effective capacitance. The switches of the binary-weighted array are set to cancel offset from mismatches in and The nodes marked and in Fig. 12 are floating and must be zeroed. Zeroing is accomplished by closing switches and during the feedback phase of the sigma-delta loop. At the end of the feedback phase, these switches are opened, injecting charge and noise onto the nodes. During the zero phase, both the sense capacitors and the binaryweighted arrays are grounded. Since the nodes and are capacitively coupled, charge injection and noise sampled during the end of the feedback phase are canceled.
IX. EXPERIMENTAL RESULTS
A die photograph of the three-axis accelerometer is shown in Fig. 13 . Three distinct proof masses are used to sense acceleration in the -, -, and -directions. Each proof mass is connected to its own set of interface circuitry. Since there is only one layer of structural polysilicon available, the half-bridge for -axis sensing is formed using two structures: a proof mass and a reference structure rigidly attached to the substrate. The device was fabricated in a surface-micromachined technology with integrated CMOS. In this technology, the 2-m-thick mechanical sense elements are fabricated below the surface of the wafer in a recessed trench etched into bulk silicon. After sense-element patterning, the trench region is filled with oxide and passivated, and the whole wafer is planarized. At this point, the wafer is sent through 2-m CMOS processing for fabrication of the interface electronics [27] .
Accelerometer performance was measured by attaching the packaged die to a shaker table excited by a sinusoidal input signal. Data from the test chip were gathered by a computer and analyzed off-line. A precision accelerometer was mounted adjacent to the test chip for calibration. Since in this design Brownian and electrical noise sources are of the same magnitude, verification of analytical models was achieved by varying one noise source while holding others constant. The following experimental results are for the -axis device with the nominal sample rate of kHz. Total noise and dynamic range for the -and -axes are summarized in Table I .
A. Brownian Noise
Brownian noise may be directly calculated using a combination of designed and measured proof-mass dimensions. Since air-gap spacing is a critical dimension in calculation of the viscous damping, it was measured using a split-field microscope. Other dimensions were taken directly from the mechanical layout. At atmospheric pressure, mechanical damping is dominated by squeeze film losses. Direct calculation of damping using the method discussed in [28] yields a damping coefficient of N/(m/s). Using (7), the input-referred Brownian noise is calculated to be 83 G/ Hz at atmospheric pressure. Fig. 14 shows the measured noise versus air pressure as the pressure varies from 74 to 760 torr (1 atm). There is a clear drop in output noise at low pressures due to a reduction in the mechanical damping coefficient.
B. Electrical Noise
Electrical noise sources are calculated from (8)- (12) and the parameters listed in Table I . The total calculated broadband electrical noise, referred to the integrator output, is 1.37 V/ Hz and is dominated by a large wiring resistance. To refer this noise density to an equivalent input-referred acceleration noise, the relationship between input acceleration and the integrator output (8) can be used (21) The calculated electronic noise floor is plotted with measured noise in Fig. 15 for varying At larger values of , electrostatic forces exerted during the sense phases cause a lowering of the mechanical natural frequency [28] . This effect results in a decreased electrical noise floor. In Fig. 15 , measured noise floor deviates from calculated electrical noise at large values of because Brownian noise becomes the dominant noise source. If both Brownian and electrical noise are included, the discrepancy is greatly reduced. The average error between calculated and measured noise when both electrical and mechanical sources are included is 2 dB.
Electrical noise in this device is particularly high due to two factors: high sheet resistance of the structural polysilicon used for interconnect (50 and high threshold voltages of the in-line MOSFET's used to connect the electrical interface to the sense capacitors (switches and in Fig. 6 ). The high interconnect sheet resistance results from attack by hydrofluoric acid during the structure release etch. This attack is enhanced by the very high doping level of the polysilicon. Resistance may be reduced through a combination of thicker interconnect and alternative doping strategies. Switch on-resistance may be decreased through use of a clock-boosting circuit to increase switch conductance [29] . In a redesign that implements only these changes, the electrical noise floor would be dominated by op-amp thermal noise and would drop by a factor of three to approximately 30 G/ Hz Electrical noise can be further lowered by decreasing the gap between comb fingers or reducing resonant frequency. 
C. Quantization Noise
The proof mass acts as a double integrator above its resonant frequency by integrating acceleration twice to position. Since the proof mass is used for noise shaping in the sigma-delta loop, quantization noise is second-order shaped, increasing by approximately 15 dB/Octave as the sample rate is lowered. Quantization noise from the sigma-delta loop topology is an order of magnitude lower than both mechanical and electrical noise sources at the nominal sampling frequency of kHz. However, quantization noise may be readily observed by intentionally decreasing the sampling frequency. Fig. 16 shows measured output noise and simulated quantization noise versus sampling frequency. Simulated noise levels track experimental measurements up to approximately 300 kHz, at which point the measured noise floor flattens to a constant level. At this frequency, the measured output noise is dominated by Brownian noise, and thus no further decrease for higher sampling rates is observed. 
D. Full-Scale Versus Feedback Voltage
Equation (18) predicts the full-scale input range of the accelerometer as a function of feedback pulse magnitude and the fraction of the total period allotted to the feedback operation. For the fabricated device, one-quarter of the total period is allotted for feedback. Thus, and the full scale is calculated to be pF m G
Measured full-scale versus feedback pulse magnitude is plotted in Fig. 17 . Extrapolating this data shows that a fullscale range of 50 G may be achieved by raising the feedback pulse to 5 V in the current technology. Further increases in full scale may also be achieved through reduction of the sense capacitor gaps. For instance, decreasing the gaps from their 
E. Digital Offset Cancellation
The digital offset circuitry shown in Fig. 12 was implemented in a second fabrication run of the accelerometer. The resolution and full-scale range values were designed to be 123 mG/bit and 1.9 G, respectively. Fig. 18 shows deviation in output versus input bit code to the digital trim network. Measured trimming range was approximately 1.4 to 1.9 G with a resolution of 91 and 127 mG/bit in the positive and negative directions, respectively. This corresponds to an effective trimming capacitance of 0.4 fF/bit. Differences in resolution arise from mismatch between the two different trim channels.
X. CONCLUSION
A three-axis accelerometer with digital output has been realized on a single chip. Using switched-capacitor techniques, the differential position-sense interface attenuates many sources of error, including op-amp offset, op-amp flicker noise, charge injection, and sampling noise. Measurements of broad-band noise correspond with calculations, verifying analytical models of error sources. The mechanical sense element, which forms the center node of a capacitive half-bridge, is driven with sense-voltage pulses, enabling differential circuitry to be used throughout the sense interface. In addition to enabling use of a differential sense interface, driving the proof mass with sensevoltage pulses permits multiple axes of a single proof mass to be simultaneously measured and force balanced [16] .
In air, mechanical and electrical noise sources contribute nearly the same amount of noise to the output. A further increase in sensitivity requires simultaneous lowering of both of these sources. Mechanical noise can be lowered by several orders of magnitude through vacuum packaging. Reductions in electrical noise require changes in the surfacemicromachining technology. The mechanical sense element and the interconnect to the sense interface must be low resistance: approximately 1 K or less. Air gaps between the sense capacitors must be reduced to obtain larger changes in capacitance for a given input acceleration. With these technology improvements, resolution may be improved by at least two orders of magnitude.
